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(57) ABSTRACT 
Optical interconnect layers and methods of fabrication 
thereof are described. In addition, the optical interconnect 
layers integrated into devices such as backplane (BP), 
printed wiring board (PWB), and multi-chip module (M CM) 
level devices are described. A representative optical inter-
connect layer includes a first cladding layer, a second 
cladding layer, one or more waveguides having a waveguide 
core and an air-gap cladding layer engaging a portion of 
waveguide core, wherein the first cladding layer and the 
second cladding layer engage the waveguide. 
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1 
BACKPLANE, PRINTED WIRING BOARD, 
AND/OR MULTI-CHIP MODULE-LEVEL 
OPTICAL INTERCONNECT LAYER HAVING 
EMBEDDED AIR-GAP TECHNOLOGIES AND 
METHODS OF FABRICATION 
CROSS-REFERENCE TO RELATED 
APPLICATION 
2 
Nonlinear, and Power-limiting Organics, August 2000, 43). 
As lithographic technology for the BP, PWB, or MCM level 
approaches the wavelengths of light common to optical 
interconnect technologies (-1 µm) (Jain, K., et al., Printed 
5 Circuit Fabrication, 24, 24), the importance of increasing 
the relative index difference between) core and cladding 
regions increases due to the desire for reduced waveguide-
to-waveguide crosstalk and higher optical interconnect den-
sities. 
This application claims priority to co-pending U.S. pro-
10 
visional application entitled, "Passive Thin-Film Integrated 
Optical Guided Wave Interconnection Layer Using Air-Gap 
And Volume Grating Coupler Technologies For Multi-Chip 
Module, Printed Wiring Board, And Backplane Applications 
And Method," having Ser. No. 60/287,440, filed Apr. 30, 
15 
2001, which is entirely incorporated herein by reference. 
Many methods of coupling light into BP, PWB, and/or 
MCM-level waveguides have been investigated, including 
total internal reflection (TIR) mirrors (U.S. Pat. Nos. 6,343, 
171, 6,332,050, and 5,263,111; Chen, R. T., et al., Proc. 
IEEE, 88, 780), surface-relief gratings (U.S. Pat. Nos. 6,215, 
585, 5,761,350, 5,416,861, and 5,469,518), and plastic 
assemblies for butt-coupling of optical fibers to waveguides 
This application is a continuation of pending U.S. Utility 
Application entitled "Backplane, Printed Wiring Board, 
And/Or Multi-Chip Module-Level Optical Interconnect 
Layer Having Embedded Air-Gap Technologies And Meth- 20 
ods Of Fabrication", having Ser. No. 10/135,314, filed Apr. 
29, 2002 now abandoned. 
(U.S. Pat. No. 6,226,429 and Barry, T. S., et al., IEEE Trans. 
Components, Packaging, and Manufacturing Technol-Pt. B, 
20, 225), for example. 
The selection of waveguide core and cladding materials is 
limited to those materials where the refractive index of the 
waveguide cladding material exhibits a lower refractive 
index than the waveguide core material. Proper selection of 
materials can increase the relative index contrast between STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The U.S. government may have a paid-up license in this 
invention and the right in limited circumstances to require 
the patent owner to license others on reasonable terms as 
provided for by the terms of MDA 972-99-1-0002 awarded 
by the DARPA of the U.S. Government. 
TECHNICAL FIELD 
25 the waveguide core and the waveguide cladding. Two key 
advantages to a high index contrast waveguide technology 
include decreased bending loss along bent waveguide paths 
and reduced cross-talk between adjacent waveguides. Lower 
bending loss allows for more efficient optical power budgets, 
30 while reduced crosstalk enables higher interconnect density 
and reduced optical power splitter dimensions. 
The present invention is generally related to backplane, 
printed wiring board, and multi-chip module devices and, 
35 
more particularly, embodiments of the present invention are 
related to such devices having an optical interconnect layer 
Thus, a heretofore unaddressed need exists in industries 
employing optical waveguide technology to address the 
aforementioned deficiencies. 
SUMMARY OF THE INVENTION 
Briefly described, the present invention provides for opti-
cal interconnect layers and methods of fabrication thereof. In 
addition, the optical interconnect layers can be integrated 
or layers and methods of fabrication thereof. 
BACKGROUND OF THE INVENTION 
In general, waveguides are transmission paths adapted to 
direct the propagation of electromagnetic waves (e.g., light) 
in a longitudinal direction, while confining those electro-
magnetic waves within a certain cross-section. A waveguide 
is defined, in its simplest form, as a set of two or more 
materials consisting of a region of high refractive index 
(referred to hereafter as the core region) surrounded by a 
region or regions of lower refractive index (referred to 
hereafter as the cladding region(s)). 
Integration of guided-wave optical interconnection at the 
backplane (BP), printed wiring board (PWB), or multi-chip 
module (MCM) level of system integration has been 
achieved through a variety of fabrication techniques, includ-
ing injection molding (Wiesmann, R., et al., Electron. Lett., 
40 into devices, such as backplane (BP), printed wiring board 
(PWB), and multi-chip module (MCM) level devices. A 
representative optical interconnect layer includes a first 
cladding layer, a second cladding layer, at least one 
waveguide having a waveguide core and an air-gap cladding 
45 layer engaging a portion of the waveguide core, wherein the 
first cladding layer and the second cladding layer engage the 
waveguide. 
The present invention also involves methods of fabricat-
ing optical interconnect layers. A representative method for 
50 fabricating an optical interconnect layer includes the fol-
lowing steps: disposing a least one waveguide core on a 
portion of a first cladding layer; disposing a sacrificial layer 
onto at least one portion of the first cladding layer and a 
portion of the waveguide core; disposing a second cladding 
55 layer onto the first cladding layer and the sacrificial layer; 
and removing the sacrificial layer to define an air-gap 
cladding layer within the first cladding layer and the second 
cladding layer and engaging a portion of the waveguide 
core. 
32, 2329; Lee, B., et al., IEEE Photon. Technol. Lett., 12, 
62), hot embossing (Schroder, H., et al., IEEE Conference on 
Polymers and Adhesives in Microelectronics and Photonics, 
October 2001, 337; Mederer, F., et al. IEEE Photon. Technol. 
Lett., 13, 1032), trench-fill and patterning (Schmieder, K., et 
al., IEEE Electronic Components and Technology 60 
Conference, May 2000, 749), photodefinition (Liu, Y. S., et 
al., IEEE Electronic Components and Technology 
Conference, May 1998, 999), and lamination (Liu, Y. S., et 
al.). Prior technologies, however, rely on the relative index 
difference available through process-compatible core and 65 
cladding materials, which for typical polymers is very small 
(index contrast <0.03) (Glukh, K., et al., Proc. SPIE Linear, 
Other systems, methods, features, and advantages of the 
present invention will be or become apparent to one with 
skill in the art upon examination of the following drawings 
and detailed description. It is intended that all such addi-
tional systems, methods, features, and advantages be 
included within this description, be within the scope of the 
present invention, and be protected by the accompanying 
claims. 
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BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components 
in the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, the reference 
numerals designate corresponding parts throughout the sev-
eral views. 
FIGS. lA-lB are schematics that illustrate two cross-
sectional views of a device. FIG. lB is a cross-sectional 
view of FIG. lA in the A-A direction, as shown by the 
arrows in FIG. lA. 
FIGS. 2A-2M are cross-sectional views of the fabrication 
process relative to the view illustrated in FIG. lA, while 
FIGS. 3A-3M are cross-sectional views of the fabrication 
process relative to the view in FIG. lB, section A-A of 
FIG. lA. 
FIGS. 4A-4B are schematics that illustrate two cross-
sectional views of another device. FIG. 4B is a cross-
sectional view of FIG. 4A in the A-A direction, as shown 
by the arrows in FIG. 4A. 
FIGS. 5A-5H are cross-sectional views of the fabrication 
process relative to the view illustrated in FIG. 4A, while 
FIGS. 6A-6H are cross-sectional views of the fabrication 
process relative to the view in FIG. 4B, section A-A of 
FIG. 4A. 
FIGS. 7A-7B are schematics that illustrate two cross-
sectional views of still another device. FIG. 7B is a cross-
sectional view of FIG. 7A in the A-A direction, as shown 
by the arrows in FIG. 7A. 
4 
potential embodiments of the present invention will be 
described in connection with examples 1-3 hereafter. While 
embodiments of devices having optical interconnect layers 
are described in connection with examples 1-3 and the 
5 corresponding text and figures, there is no intent to limit 
embodiments of the devices incorporating optical intercon-
nect layers to these descriptions. On the contrary, the intent 
is to cover all alternatives, modifications, and equivalents 
included within the spirit and scope of embodiments of the 
10 present invention. 
EXAMPLE 1 
FIGS. lA and lB are schematics that illustrate two 
cross-sectional views of device 100 having an optical inter-
15 connect layer 102. FIG. lB is a cross-sectional view of FIG. 
lA in substantially the A-A direction, as shown by the 
arrows in FIG. lA. 
Device 100 includes an optical interconnect layer 102 
attached to a substrate 110 via an adhesive layer 120. The 
20 optical interconnect layer 102 includes a waveguide 105, a 
first cladding layer 160, a second cladding layer 170, and the 
air-gap cladding layer 150. The waveguide 105 includes a 
waveguide core 130 and one or more coupler elements 140 
and 141. The waveguide core 130 is disposed on the first 
25 cladding layer 160. The second cladding layer 170 is dis-
posed around the air-gap cladding layer 150 and engages the 
First cladding layer 160. Additional details regarding the 
spatial relationship of the components of device 100, 
depicted in FIGS. lAand lB, are discussed in FIGS. 2A-2M 
30 and 3A-3M, which illustrate an exemplary hybrid fabrica-
tion process of device 100. It should be noted that other 
fabrication processes (e.g., monolithic fabrication process) 
could be used to fabricate device 100. 
FIGS. 8A-8I are cross-sectional views of the fabrication 
process relative to the view illustrated in FIG. 7A, while 
FIGS. 9A-9I are cross-sectional views of the fabrication 
process relative to the view in FIG. 7B, section A-A of 35 
FIG. 7A. 
The substrate 110 can be any of a variety of substrates for 
BP, PWB, and MCM. The substrate 110 can include mate-
rials such as, for example, any dielectric material similar to, 
or the same as, those employed for the waveguide materials, 
polyimide, polyester, or metals such as gold (Au), copper 
(Cu), aluminum (Al), or nickel (Ni), or ceramics or organic 
DETAILED DESCRIPTION 
In general, optical interconnect layers of the present 
invention can be included in devices such as, but not limited 
to, backplane (BP), printed wiring board (PWB), and multi-
chip module (MCM) level devices. The optical interconnect 
layer can be monolithically incorporated or hybridly 
attached to the BP, PWB, and MCM devices. 
40 materials found in printed wiring boards, such as FR-1, 
FR-2, FR-3, and FR-4, alumina, CEM-1, CEM-2, CEM-3, 
or PTFE, for example. 
The waveguide 105 can be defined through multiple 
45 
fabrication processes such as, but not limited to, photo-
definition, wet chemical etching, thermally-induced refrac-
tive index gradients, and ion implantation. In addition, the 
waveguide 105 can have geometries such as, for example, a 
The optical interconnect layer can include one or more 
optical dielectric waveguides having air-gap cladding layers 
surrounding one or more waveguide cores. The presence of 
air-gap cladding layers allows for a maximization in relative 
index difference between the waveguide core and cladding 
layer regions, which in turn permits tighter bends and 50 
increased waveguide density. 
raised strip geometry, buried geometry, or rib geometry. 
As indicated above, the waveguide 105 includes a 
waveguide core 130 and coupler elements 140 and 141 
disposed at each end of the waveguide core 130. In this 
manner, energy (e.g., light) can enter one coupling element 
140, travel down the waveguide core 130, and exit another 
Another feature of the optical interconnect layers of the 
present invention includes having one or more coupling 
elements disposed within and/or adjacent to the waveguide 
core in order to couple optical power both into and out of the 
waveguide core. In particular, the coupling elements can be 
volume grating output couplers that allow for high-
efficiency coupling, smaller output beam sizes, and tolerance 
55 coupling element 141. 
to variations in system-level placement and optical wave-
length. Furthermore, by distributing clock and/or data sig- 60 
nals using optical interconnect layers having volume grating 
output couplers and air-gap cladding regions, low-loss, high 
density integrated optical waveguides that allow for the 
avoidance of performance limitations inherent in global 
inter-chip electrical interconnection can be realized. 65 
Now having described optical interconnect layers and 
devices incorporating optical interconnect layers in general, 
The waveguide core 130 can be fabricated from materials 
such as, for example, polymer materials such as 
polynorbornene, polyimide, epoxy-based materials, or other 
polymers, or flexible, transparent dielectric materials. A 
reference describing polymer materials suitable for optical 
waveguide applications can be found in Blythe, A R., et al., 
Proc. S'h International Symposium on Polymers for 
Advanced Technologies. August-December 2000, 601, for 
example. 
In the case where coupling elements are included for 
optical power coupling, the type of coupling elements 140 
and 141 that can be used include planar (or volume) grating 
US 6, 788,867 B2 
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couplers (as shown in FIGS. lA-lB, 2A-2M, 3A-3M), 
evanescent couplers, surface-relief grating couplers, and 
total internal reflection couplers, for example. More 
specifically, when the couplers 140 and 141 are volume 
grating couplers, the coupling material can be laminated or 
spin-coated onto the appropriate surface. In particular, lami-
nated volume grating couplers can be formed by holographic 
exposure of the grating region following lamination of the 
grating material. Alternatively, the laminated volume grating 
couplers can be formed by holographic exposure prior to 
lamination of the grating material. Additional details regard-
ing grating couplers can be found in U.S. Pat. No. 6,285,813, 
which is herein incorporated by reference. The presence of 
coupling elements 140 and 141, however, are not a require-
ment for some embodiments of the present invention, as 
simple butt-coupling of optical power both into and out of 
waveguide core 130 can also be preformed. 
The coupling material can be made of the same material 
as the waveguide core 130 or made of a different material. 
The coupling materials include, for example, polymer 
materials, silver halide photographic emulsions, photoresists 
such as dichromated gelatin, photopolymers such as poly-
methyl methacrylate (PMMA) or Dupont HRF™ photo-
polymer films, thermoplastic materials, photochromic mate-
rials such as crystals, glasses or organic substrates, 
photodichroic materials, and photorefractive crystals such as 
lithium niobate. The coupler materials have the character-
istics of creating a refractive index modulation through a 
variety of mechanisms, all of which result in the creation of 
a phase or absorption or mixed grating. In particular, addi-
tional information regarding grating couplers can be found 
in Gaylord, T. K., et al., Proc. IEEE, 73, 894, which is 
incorporated herein by reference. 
As depicted in FIGS. lA-lB, the waveguide 105 includes 
an air-gap cladding layer 150 engaging (e.g., surrounding a 
portion of the waveguide) in a lateral fashion only or both 
laterally and above (as shown in FIGS. lA and lB) a portion 
of the waveguide core 130 and coupler elements 140 and 
141. Typically, the air-gap cladding layer 150 extends the 
length of the waveguide core 130 and coupler elements 140 
and 141. The air-gap cladding layer 150 has a lower index 
of refraction (e.g., index of refraction of 1) than the 
waveguide core 130. 
The air-gap cladding layer 150 can be formed by the 
removal (e.g., decomposition) of a sacrificial layer (as 
shown in FIGS. 2A-2M and 3A-3M and depicted as sac-
rificial layer 220) from the area in which the air-gap cladding 
layer 150 is to be located, as illustrated in FIGS. lA and lB. 
The air-gap cladding layer 150 surrounds the first cladding 
layer 160, the waveguide core 130, and the coupler elements 
140 and 141. 
Generally, during the fabrication process of device 100, a 
sacrificial layer is deposited onto the first cladding layer 160, 
the waveguide core 130, and the coupler elements 140 and 
141, and patterned. Thereafter, the second cladding layer 
170 is deposited around the sacrificial layer and on the first 
cladding layer 160. Subsequently, the sacrificial layer is 
removed forming the air-gap cladding layer 150. The pro-
cesses for depositing and removing the sacrificial layer are 
discussed in more detail hereinafter. 
The sacrificial layer can be virtually any polymer that 
slowly decomposes to not create excessive pressure while 
forming the air-gap cladding layer 150 region. In addition, 
the decomposition of the sacrificial layer produces gas 
molecules small enough to permeate the second cladding 
layer 170. Further, the sacrificial layer has a decomposition 
6 
temperature less than the decomposition or degradation 
temperature of the first and second cladding layers 160 and 
170 and the waveguide core layer 130. 
Examples of materials that can be used as the sacrificial 
5 layer include, but are not limited to, compounds such as 
polynorbornenes, polyoxymethylene, polycarbonates, 
polyethers, and polyesters. More specifically, the sacrificial 
layer may include compounds, such as BF Goodrich 
Unity™ 400, polypropylene carbonate, polyethylene 
10 carbonate, polyhexene carbonate, and polynorborene car-
bonate. The sacrificial layer may also contain photosensitive 
compounds, which are additives for patterning or decom-
position. The addition off second component to the sacrifi-
cial polymer can deter its decomposition temperature. An 
15 acid will lower the decomposition temperature. Acids can be 
generated by irradiation of a photoacid generator, thus 
making the sacrificial polymer photosensitive. 
The sacrificial layer can be deposited using techniques 
such as, for example, spin coating, doctor-blading, 
20 sputtering, lamination, screen or stencil-printing, chemical 
vapor deposition (CVD), and plasma based deposition sys-
tems. 
The height of the air-gap cladding layer 150 can range 
from about 1 to about 100 micrometers, with the preferred 
25 height being about 10 to about 20 micrometers. In general, 
the height of the air-gap cladding layer 150 is controlled by 
both the weight fraction of the sacrificial polymer in solution 
as well as the deposition technique. 
30 
The sacrificial layer can be removed, for example, by 
thermal decomposition, ultraviolet irradiation, or through 
direct patterning during application (i.e., screen-printing or 
selective etching). The thermal decomposition of the sacri-
ficial layer can be performed by heating the device 100 to the 
35 
decomposition temperature of the sacrificial layer and hold-
ing at that temperature for a certain time period (e.g., 1-4 
hours). Thereafter, the decomposition products diffuse 
through the second cladding layer 170 leaving a virtually 
residue-free hollow structure (air-gap cladding layer 150 
40 
region). 
The first and second cladding layers 160 and 170 can be 
any material that has a lower index of refraction than the 
waveguide core 130, and these may include, for example, 
the same or similar materials as those employed for the 
45 waveguide core region 130. In addition, the first and second 
cladding layers 160 and 170 can be any modular polymer 
that includes the characteristic of being permeable or semi-
permeable to the decomposition gases produced by the 
decomposition of the sacrificial layer while forming the 
50 air-gap cladding layer 150. In addition, the first and second 
cladding layers 160 and 170 have elastic properties so as to 
not rupture or collapse under fabrication and use conditions. 
Further, the first and second cladding layers 160 and 170 are 
stable in the temperature range in which the sacrificial layer 
55 decomposes. 
Examples of the first and second cladding layers 160 and 
170 include compounds such as, for example, polyimides, 
polynorborenes, epoxides, polyarylenes, ethers, and 
parylenes. More specifically, in preferred embodiments, the 
60 overcoat layer 150 is a compound such as Amoco Ultradel™ 
7501, BF GoodrichAvatrel™ Dielectric Polymer, DuPont™ 
2611, DuPont™ 2734, DuPont™ 2771, or DuPont™ 2555. 
The first and second cladding layers 160 and 170 can be 
deposited using any suitable technique such as, for example, 
65 spin coating, doctor-blading, sputtering, lamination, screen 
or stencil-printing, chemical vapor deposition (CVD), or 
through plasma based deposition systems. 
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Although only one waveguide core 130 is depicted in 
FIGS. lA and lB, one or more waveguide cores can be 
included in device 100. In addition, one or more waveguide 
cores/couplers can be included in the air-gap cladding layer 
150. Further, multiple levels of waveguides and or 5 
waveguide cores can be built atop one another. 
130, and the coupler elements 140 and 141. The sacrificial 
layer sections define the areas where the air-gap cladding 
layers will subsequently be located once the sacrificial layer 
sections are removed. 
FIGS. 2G and 3G illustrate the formation of sacrificial 
layer section 222 by etching or ultra violet (UV) exposure/ 
thermal decomposition, for example, of the sacrificial layer 
220. The sacrificial layer section 222 defines the area where 
the air-gap cladding layer 150 will subsequently be located 
For the purposes of illustration only, and without 
limitation, device 100 of the present invention is described 
with particular reference to the below-described fabrication 
method. For clarity, some portions of the fabrication process 
are not included in FIGS. 2A-2M and 3A-3M. For example, 
photolithography or similar techniques can be used to define 
the first and second cladding layers 160 and 170, the 
sacrificial layer, and/or the waveguide core 130 pattern. In 
this regard, the pattern can be defined by depositing material 
using techniques such as, for example, sputtering, chemical 
vapor deposition (CVD), plasma based deposition systems, 
evaporation, and electron-beam systems. Furthermore, the 
pattern can then be removed using reactive ion etching 
techniques (RIE), for example. 
10 once the sacrificial layer section 222 is removed. 
FIGS. 2H and 3H illustrate the second cladding layer 170 
disposed on the first cladding layer 160 and the sacrificial 
layer section 222. FIGS. 2I and 3I illustrate the removal of 
the sacrificial layer section 222 to form the air-gap cladding 
15 layers 150. FIGS. 21 and 3J illustrate the support layer 240 
disposed on the second cladding layer 170. The support 
layer 240 functions as a support for the optical layer while 
the processing substrate is removed. 
FIGS. 2K-2M and 3K-3M illustrate the removal of the 
20 processing substrate 215 and the application of the optical 
layer onto a BP, PWB, or MCM substrate 110, thereby 
forming device 100. 
The following fabrication process is not intended to be an 
exhaustive list that includes all steps required for fabricating 
device 100. In addition, the fabrication process is flexible 
because the process steps may be performed in a different 
order than the order illustrated in FIGS. 2A-2M and 25 
3A-3M. 
EXAMPLE 2 
FIGS. 4A and 4B are schematics that illustrate two 
cross-sectional views of device 300 having an optical inter-
connect layer 302. FIG. 4B is a cross-sectional view of FIG. 
4A in substantially the A-A direction, as shown by the 
30 
arrows in FIG. 4A. 
Device 300 includes an optical interconnect layer 302, 
which includes three waveguides 305A, 305B, and 305C, a 
first cladding layer 360, a second cladding layer 370 
(depicted in some figures as 370A and 370B), and four 
FIGS. 2A-2M are cross-sectional views of the fabrication 
process relative to the view illustrated in FIG. lA, while 
FIGS. 3A-3M are cross-sectional views of the fabrication 
process relative to the view in FIG. lB, section A-A of 
FIG. lA. Therefore, FIGS. 2A-2M and 3A-3M illustrate 
corresponding views in the fabrication process from differ-
ent cross-sectional views. The varying views of the fabri-
cation process shown in FIGS. 2A-2M and 3A-3M have 
35 been provided to illustrate aspects of the fabrication process 
air-gap cladding layers 350A, 350B, 350C, and 350D. The 
waveguides include waveguide cores and one or more 
coupler elements 340A-340C and 341A-341B. Each 
waveguide core 330A, 330B, and 330C is disposed on the 
first cladding layer 360. The second cladding layers 370 are 
that are not necessarily observable using only FIGS. 2A-2M 
or FIGS. 3A-3M. In this regard, FIGS. 2A and 3A, 2B and 
3B, 2C and 3C, and so on, are discussed in tandem to 
illustrate various aspects of the representative fabrication 
process. 
FIGS. 2A and 3A illustrate the waveguide core 130 
disposed in the die substrate 205. The die substrate 205 is a 
template, mold, or preform that can be made of materials 
such as fused-silica or glass, for example. FIGS. 2B and 3B 
illustrate the first cladding layer 160 disposed on the die 
substrate 205 and the waveguide core 130. 
FIGS. 2C and 3C illustrate the defining of a portion of the 
waveguide core 130 into coupler elements 140 and 141. In 
an alternate embodiment, the waveguide core 130 and 
coupling material are different materials, in which case a 
portion of the waveguide material is removed and grating 
material is disposed in those areas. Thereafter, the grating 
couplers can be defined only within the areas containing the 
grating material. 
FIGS. 2D and 3D illustrate the application of an adhesive 
layer 120 disposed on the first cladding layer 160. The 
adhesive layer 120 can include adhesive tape, bonding tape, 
or other materials capable of attaching to the first cladding 
layer 160. 
FIGS. 2E and 3E illustrate the removal of the die substrate 
205, while the remaining portion is turned over and attached 
to a processing substrate 215. The processing substrate 215 
is an optically fiat surface such as a fused silica substrate, for 
example. 
FIGS. 2F and 3F illustrate the sacrificial layer 220 dis-
posed over the first cladding layer 160, the waveguide core 
40 disposed on the waveguide cores 330A, 330B, and 330C and 
the first cladding layer 360. Additional details regarding the 
spatial relationship of the components of device 300, 
depicted in FIGS. 4Aand 4B, are discussed in FIGS. 5A-5H 
and 6A-6H, which illustrate an exemplary monolithic fab-
45 rication process of device 300. It should be noted that other 
fabrication processes (e.g., hybrid fabrication process) could 
be used to fabricate device 300. 
The substrate 310, waveguides 305A, 305B, and 305C, 
waveguide cores 330A, 330B, and 330C, coupler elements 
50 340A-340C and 341A-341C, first cladding layer 360, the 
second cladding layer 370, and the air-gap cladding layers 
350A, 350B, 350C,and 350D, discussed in relation to FIGS. 
4A-4B, are analogous or similar to the substrate 110, 
waveguide 105, waveguide core 130, coupler elements 140 
55 and 141, first cladding layer 160, the second cladding layer 
170, and the air-gap cladding layer 150, discussed in refer-
ence to FIGS. lA and lB, 2A-2M, and 3A-3M above. 
Therefore, additional discussion of these components will 
not be presented in relation to device 300. The reader is 
60 directed to the discussion presented above for further expla-
nation of these components. 
As depicted in FIGS. 4A-4B, the waveguides 305A, 
305B, and 305C include air-gap cladding layers 350A, 
350B, 350C, and 350D on each side of the waveguide cores 
65 330A, 330B, and 330C and coupler elements 340A-340C 
and 341A-341B, while the second cladding layer 370 
engage the waveguide cores 330A, 330B, and 330C and 
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coupler elements 340A-340C and 341A-341C on the upper 
portion of the waveguide cores 330A, 330B, and 330C and 
coupler elements 340A-340C and 341A-341C. Typically, 
the air-gap cladding layers 3SOA, 3SOB, 3SOC, and 3SOD 
extend the length of the waveguide cores 330A, 330B, and 
330C. The air-gap cladding layers 3SOA, 3SOB, 3SOC, and 
3SOD have a lower index of refraction (e.g., index of 
refraction of 1) than the waveguide cores 330A, 330B, and 
330C. 
Although only three waveguide cores 330A, 330B, and 
330C are depicted in FIGS. 4A and 4B, a plurality of 
waveguide cores can be included in device 300. In addition, 
multiple levels of waveguide cores can be built atop one 
another. 
10 
360, the second cladding layer 370A, the waveguide cores 
330A. 330B and 330C, and the coupler elements 
340A-340C and 341A-341C. The sacrificial layers 34SA, 
34SB, 34SC, and 34SD define the areas where the air-gap 
5 cladding layers 3SOA, 3SOB, 3SOC, and 3SOD will subse-
quently be located once the sacrificial layers 34SA, 34SB, 
34SC, 34SD and are removed. 
FIGS. SG and 6G illustrate the remaining portion of the 
second cladding layer 370B disposed on the second cladding 
10 layer 370A and the sacrificial layers 34SA, 34SB, 34SC and 
34SD. The second cladding layers 370A and 370B form the 
second cladding layer 370. FIGS. SH and 6H illustrate the 
removal of the sacrificial layers 34SA, 34SB, 34SC,and 
34SD to form the air-gap cladding layers 3SOA, 3SOB, 3SOC, For the purposes of illustration only, and without 
limitation, device 300 of the present invention is described 
with particular reference to the below-described fabrication 
method. For clarity, some portions of the fabrication process 
are not included in FIGS. SA-SH and 6A-6H. For example, 
photolithography or similar techniques can be used to define 
20 
the first and second cladding layers 360, 370A, and 370B, 
the sacrificial layer, and/or the waveguide cores 330A, 
330B, and 330C pattern. In this regard, the pattern can be 
defined by depositing materials using techniques such as, for 
example, sputtering, chemical vapor deposition (CVD), 
15 and 3SOD, thereby forming device 300. 
25 
plasma based deposition systems, evaporation, electron-
EXAMPLE 3 
FIGS. 7A and 7B are schematics that illustrate two 
cross-sectional views of device SOO having surface-mounted 
coupler elements S40A-S40C and S41A-S41C. FIG. 7B is 
cross-sectional view of FIG. 7A in substantially the A-A 
direction, as shown by the arrows in FIG. 7A. 
Device SOO includes an optical interconnect layer S02, 
which includes, for example, three waveguides SOSA, SOSB, 
and SOSC, a first cladding layer S60, a second cladding layer 
S70 (depicted in some figures as S70A and S70B) and four 
air-gap cladding layers SSOA, SSOB, SSOC, and SSOD. The 
waveguides SOSA, SOSB, and SOSC include waveguide cores 
beam systems. Furthermore, the pattern can then be removed 
using reactive ion etching techniques (RIE), for example. 
The following fabrication process is not intended to be an 
exhaustive list that includes all steps required for fabricating 
30 
device 300. In addition, the fabrication process is flexible 
because the process steps may be performed in a different 
order than the order illustrated in FIGS. SA-SH and 6A-6H. 
S30A, S30B, and S30C and one or more surface-mounted 
coupler elements S40A-S40C and S41A-S41C. The 
waveguide cores S30A, S30B, and S30C are disposed on the 
first cladding layer S60, while the surface-mounted coupler 
elements S40A-S40C and S41A-S41C are located on the FIGS. SA-SH are cross-sectional views of the fabrication 
process relative to the view illustrated in FIG. 4A, while 35 
FIGS. 6A-6H are cross-sectional views of the fabrication 
waveguide cores S30A, S30B and S30C, respectively. The 
second cladding layer S70 is disposed on the surface-
mounted coupler elements S40A-S40C and S41C-S41C and 
the coupling layer S3SA, S3SB, and S3SC. Additional details 
regarding the spatial relationship of the components of 
process relative to the view in FIG. 4B, section A-A of 
FIG. 4A. Therefore, FIGS. SA-SH and 6A-6H illustrate 
corresponding views in the fabrication process from differ-
ent cross-sectional views. The varying views of the fabri-
cation process shown in FIGS. SA-SH and 6A-6H leave 
been provided to illustrate aspects or the fabrication process 
that are not necessarily observable using only FIGS. SA-SH 
40 device SOO, depicted in FIGS. 7A and 7B, are discussed in 
FIGS. SA-SI and 9A-9I, which illustrate an exemplary 
monolithic fabrication process of device SOO. It should be 
noted that other fabrication processes (e.g., hybrid fabrica-
or 6A-6H. In this regard, FIGS. SA and 6A, SB and 6B, SC 
and 6C, and so on, are discussed in tandem to illustrate 45 
various aspects of the representative fabrication process. 
tion process) could be used to fabricate device SOO. 
The substrate SlO, waveguides SOSA, SOSB, and SOSC, 
waveguide cores S30A, S30B, and S30C, first cladding layer 
S60, the second cladding layer S70, and the air-gap cladding 
layers SSOA, SSOB, SSOC, and SSOD, discussed in relation to 
FIGS. 7A-7B, are analogous or similar to the substrate 310, 
FIGS. SA and 6A illustrate the first cladding layer 360 
disposed on the substrate 310. FIGS. SB and 6B illustrate the 
waveguide core 330 disposed on a portion of the first 
cladding layer 360 before having been etched and photo-
defined. FIGS. SC and 6C illustrate the second cladding 
layer 370A disposed on the waveguide core 330. FIGS. SD 
and 6D illustrate the etching of the waveguide core 330 and 
the second cladding layer 370A forming three waveguide 
cores (330A, 330B, and 330C), each with a layer of the 
second cladding 370A. 
FIGS. SE and 6E illustrate the defining of a portion of the 
waveguide cores 330A, 330B, and 330C into coupler ele-
ments 340A-340C and 341A-341C. In an alternate 
embodiment, the waveguide cores 330A, 330B and 330C 
and coupling material are different materials, in which case 
a portion of the waveguide core material is removed and 
coupling material is disposed in those areas. Thereafter, the 
coupler elements can be defined only within the areas 
containing the coupling material. 
FIGS. SF and 6F illustrate the sacrificial layers 34SA, 
34SB, 34SC, and 34SD disposed over the first cladding layer 
50 waveguides 30SA, 30SB, and 30SC, waveguide cores 330A, 
330B, and 330C, first cladding layer 360, the second clad-
ding layer 370, and the air-gap cladding layers 3SOA, 3SOB, 
3SOC, and 3SOD, discussed in reference to FIGS. 4A and 4B, 
SA-SH, and 6A-6H above. Therefore, additional discussion 
55 of these components will not be presented in relation to 
device SOO. The reader is directed to the discussion pre-
sented above for further explanation of these components. 
As depicted in FIGS. 7A-7B, the waveguides SOSA, 
SOSB, and SOSC include air-gap cladding layers SSOA, 
60 SSOB, SSOC and SSOD on each side of the waveguide cores 
S30A, S30B, and S30C and surface-mounted coupler ele-
ments S40A-S40C and S41A-S41C, while the second clad-
ding layer S70 engages the surface-mounted coupler ele-
ments S40A-S40C and S41A-S41C, on the upper portion of 
65 the surface-mounted coupler elements S40A-S40C and 
S41A-S41C. Typically, the air-gap cladding layers SSOA, 
SSOB, SSOC, and SSOD extend the length of the waveguide 
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FIGS. SG and 9G illustrate the sacrificial layers disposed 
over the first cladding layer S60, the second cladding layer 
S70A, the waveguide cores S30A, S30B, and S30C, and the 
coupler elements S40A-S40C and S41A-S41C. The sacri-
cores and surface-mounted coupler elements S40A-S40C 
and S41A-S41C. The air-gap cladding layers SSOA, SSOB, 
SSOC, and SSOD have a lower index of refraction (e.g., index 
of refraction of 1) than the waveguide cores S40A, S40B, 
and S40C. 5 ficial layers S4SA, S4SB, and S4SC define the areas where 
the air-gap cladding layers SSOA, SSOB, and SSOC will 
subsequently be located once the sacrificial layers S4SA, 
S4SB, and S4SC are removed. 
As indicated above, waveguides SOSA, SOSB, and SOSC 
include waveguide cores S30A, S30B, and S30C, coupling 
layers S3SA, S3SB, and S3SC, and surface-mounted coupler 
elements S40A-S40C and S41A-S41C. In this embodiment 
the surface-mounted coupler elements S40A-S40C and 
S41A-S41C are located above the waveguide cores S30A, 
S30B, and S30C in a surface-mount fashion. The surface-
mounted couplers S40A-S40C and S41A-S41C can be 
fabricated in the same or similar manner as the couplers 
340A-340C and 341A-341C discussed in relation to FIGS. 15 
FIGS. SH and 9H illustrate the remaining portion of the 
10 second cladding layer S70B disposed on the second cladding 
layer S70A and the sacrificial layers S4SA, S4SB, and S4SC. 
FIGS. SI and 9I illustrate the removal of the sacrificial layers 
S4SA, S4SB, and S4SC to form the air-gap cladding layers 
4A and 4B. In general, surface-mounted couplers operate 
based on evanescent interaction between the coupling layer 
and waveguide core. 
SSOA, SSOB, SSOC, and SSOD, thereby forming device SOO. 
For the purposes of illustration only, and without 
limitation, device SOO of the present invention is described 
with particular reference to the below-described fabrication 
method. For clarity, some portions of the fabrication process 
are not included in FIGS. SA-SI and 9A-91. For example, 
photolithography or similar techniques can be used to define 
the first and second cladding layers S60 and S70, the 
sacrificial layer, and/or waveguide core S30A, S30B, and 
S30C. In this regard, the pattern can be defined by using 
techniques such as, for example, sputtering, chemical vapor 
deposition (CVD), plasma based deposition systems, 
evaporation, electron-beam systems. Furthermore, the pat- 30 
tern can then be removed using reactive ion etching tech-
niques (RIE), for example. 
It should be emphasized that the above-described embodi-
ments of the present invention are merely possible examples 
of implementations, and are set forth for a clear understand-
ing of the principles of the invention. Many variations and 
modifications may be made to the above-described embodi-
20 ments of the invention without departing substantially from 
the spirit and principles of the invention. All such modifi-
cations and variations are intended to be included herein 
within the scope of this disclosure and the present invention 
and protected by the following claims. 
25 What is claimed is: 
The following fabrication processes are not intended to be 
an exhaustive list that includes every step required for 
fabricating device SOO. In addition, the fabrication process is 35 
flexible, because the process steps can be performed in a 
different order than the order illustrated in FIGS. SA-SI and 
9A-91. 
FIGS. SA-SI are cross-sectional views of the fabrication 
40 
process relative to the view illustrated in FIG. 7A, while 
FIGS. 9A-9I are cross-sectional views of the fabrication 
process relative to the view in FIG. 7B, section A-A of 
FIG. 7A. Therefore, FIGS. SA-SI and 9A-9I illustrate 
corresponding views in the fabrication process from differ-
45 
ent cross-sectional views. The varying views of the fabri-
cation process shown in FIGS. SA-SI and 9A-9I have been 
provided to illustrate aspects of the fabrication process that 
are not necessarily observable using only FIGS. SA-SI and 
9A-91. In this regard, FIGS. SA and 9A, SB and 9B, SC and 
50 
9C, and so on, are discussed in tandem to illustrate various 
aspects of the fabrication process. 
1. A device, comprising: 
an optical interconnect layer including: 
a first cladding layer; 
a second cladding layer; 
at least one waveguide having a waveguide core; and 
an air-gap cladding layer engaging a portion of waveguide 
core, wherein the first cladding layer and the second 
cladding layer engage the waveguide. 
2. The device of claim 1, further comprising: 
a first sacrificial layer that can be removed to form the 
air-gap cladding layer. 
3. The device of claim 2, wherein the first sacrificial layer 
is chosen from polynorborenes, polyoxymethy lene, 
polycarbonates, polyethers, and polyesters. 
4. The device of claim 1, wherein the device is chosen 
from a backplane, a printed wiring board, and a multi-chip 
module. 
S. The device of claim 1, further comprising, at least one 
coupler element disposed adjacent to the waveguide core. 
6. An optical interconnect layer, comprising: 
a first cladding layer; 
a second cladding layer; 
at least one optical dielectric waveguide having a 
waveguide core; and 
an air-gap cladding layer engaging a portion of waveguide 
core, wherein the first cladding layer and the second 
cladding layer engage the waveguide. 
7. The optical interconnect layer of claim 6, further 
comprising a substrate made of a dielectric material. 
FIGS. SA and 9A illustrate the first cladding layer S60 
disposed on the substrate SlO. FIGS. SB and 9B illustrate the 
waveguide core S30 disposed on a portion of the first 55 
cladding layer S60 before having been etched and photo-
defined. S. The optical interconnect layer of claim 6, wherein the 
first cladding layer is chosen from polyimides, 
polynorborenes, epoxides, polyarylenes, ethers, and 
60 parylenes. 
FIGS. SC and 9C illustrate the coupler material S3S 
deposited on the waveguide core S30. FIGS. SD and 9D 
illustrate the second cladding layer S70A deposited on the 
coupler material S3S. 
FIGS. SE and 9E illustrate the etching of the waveguide 
core S30, the volume coupler material S3S, and the second 
cladding layer S70A to form three waveguides SOSA, SOSB, 
and SOSC. FIGS. SB and 9F illustrate the definition of a 65 
portion of the coupler material to form coupler elements 
S40A-S40C and S41A-S41C. 
9. The optical interconnect layer of claim 6, wherein the 
second cladding layer is chosen from polyimides, 
polynorborenes, epoxides, polyarylenes, ethers, and 
parylenes. 
10. The optical interconnect layer of claim 6, wherein the 
air-gap cladding layer has a height from about 1 to about 100 
micrometers. 
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11. A method for monolithically fabricating an optical 
interconnect layer comprising: 
(a) disposing at least one waveguide core on a portion of 
a first cladding layer; 
14 
forming at least one volume grating coupler element 
adjacent the waveguide core; 
5 (b) disposing a sacrificial layer onto at least one portion of 
disposing a sacrificial layer onto at least one portion of the 
first cladding layer and a portion of the waveguide core; 
disposing a second cladding layer onto the first cladding 
layer and the sacrificial layer; the first cladding layer and a portion of the waveguide 
core; 
(c) disposing a second cladding layer onto the first clad-
ding layer and the sacrificial layer; and 
(d) removing the sacrificial layer to define an air-gap 
cladding layer within the first cladding layer and the 
second cladding layer, and wherein the air-gap cladding 
engages a portion of the waveguide core. 
12. The method of claim 11, further including: 
forming a volume grating layer adjacent to the waveguide 
core after (a) and before (b). 
13. The method of claim 12, further including: 
forming at least one volume grating coupler element. 
14. The method of claim 11, further including: 
integrating the optical interconnect layer into a device 
chosen from a backplane, a printed wiring board, and a 
multi-chip module. 
15. A method for fabricating a device having an optical 
interconnect layer comprising: 
disposing at least one waveguide core on a portion of a 
first cladding layer; 
10 
15 
removing the sacrificial layer to define an air-gap cladding 
layer within the first cladding layer and the second 
cladding layer, and wherein the air-gap cladding 
engages a portion of the waveguide core; and 
attaching the optical interconnect layer to a device chosen 
from a backplane, printed wiring board, and a multi-
chip module. 
16. The method of claim 15, wherein the sacrificial layer 
is chosen from polynorborenes, polyoxymethy lene, 
polycarbonates, polyethers, and polyesters. 
17. The method of claim 15, wherein the waveguide core 
includes a transparent dielectric material. 
20 
18. The method of claim 15, wherein the first cladding 
layer is chosen from polyimides, polynorborenes, epoxides, 
polyarylenes, ethers, and parylenes. 
19. The method of claim 15, wherein the second cladding 
layer is chosen from polyimides, polynorborenes, epoxides, 
25 
polyarylenes, ethers, and parylenes. 
* * * * * 
